Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to design io pads

Status
Not open for further replies.

siva_7517

Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
Hi,

I have just strated working on io pad design, but currently dont have a good resource to design io pad. I am trying to develop the pads by using verilog coding. Can anyone give some example on how to develop .io file. Software that i am using are PKS and encounter.
Thanx

Siva
 

leeenghan

Advanced Member level 4
Joined
Dec 28, 2004
Messages
118
Helped
16
Reputation
32
Reaction score
8
Trophy points
1,298
Activity points
1,333
Hi Siva,

I am confused.

I thought IO pad design is analog, and should be designed in transistor level, and layout is custom crafted.

If you are talking about logic squeeze into the pad then it is digital design, and has llittle to do with IO pad.

I am interested to learn what is you job scope.

Regards,
Eng Han
www.eda-utilities.com
 

dwilliam

Newbie level 5
Joined
Feb 20, 2006
Messages
8
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,283
Activity points
1,356
I am also confused?!...

How can we design the ESD protection devices, multiple guard and power-rings on verilog?
I find it difficult, even with VerilogA, is not appropriate to use for simulation of IO cells. And we can not forget that the protection devices have exotic behaviour (like snap-back) on a ESD discharge, witch is difficult to model on most electric simulators...

Can you especify more?
 

selvaraja

Full Member level 4
Joined
Jun 1, 2004
Messages
190
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,416
confusing statement please be clear what u askin. thank you
 

siva_7517

Full Member level 2
Joined
Jan 16, 2006
Messages
138
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
2,401
Hi,

Sorry for the confusion. Actually, I have no idea on how to create an IO pad in my digital IC design. Can I design using PKS cadence? Thanx

Siva
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top