Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to design cmos high speed analog comp

Status
Not open for further replies.

andy2000a

Advanced Member level 2
Joined
Jul 18, 2001
Messages
597
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
5,298
design cmos

vcc=3.3v ~ 12v , and compare volt=500mv , delaytime < 5ns
and input is pulse signal < 10ns , no clock signal for latch

how to design this high speed comparate ?
which topology be suit ? 2_stage or foldcascode ?
I think 2 stage is small area but speed is slow ..


thank you
 

andy2000a

Advanced Member level 2
Joined
Jul 18, 2001
Messages
597
Helped
14
Reputation
28
Reaction score
8
Trophy points
1,298
Activity points
5,298
by the way , if we use 2 stage OPA-> comparator
can we meet delay time < 20ns ..

I think 2 stage OPA is easy design than others..
 

gevy

Full Member level 6
Joined
Nov 17, 2004
Messages
340
Helped
60
Reputation
120
Reaction score
29
Trophy points
1,308
Location
Russia
Activity points
2,167
I think, that is necessary to use the following cascades: folded cascode, current comparator and digital inverters series connected.
 

konqueror

Full Member level 1
Joined
Nov 27, 2004
Messages
96
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
808
in 2 stage comparator speed is less so
use a regenerative(hysteresis) comparator.
it can give u very fast speeds.u can refer to
"cmos analog circuit design" by
allen & hollberg for designing details of
comparators with hysteresis
 

CDRCDR

Member level 4
Joined
Feb 15, 2004
Messages
79
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
485
I would recommend a preamplifier and then followed by latch circuit
 

yeewong_su

Advanced Member level 4
Joined
Oct 12, 2004
Messages
119
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,298
Activity points
803
2 stage simple opamp and inverter driver output.
latch circuit will add it's difficult
 

Colbhaidh

Full Member level 6
Joined
Aug 10, 2004
Messages
395
Helped
141
Reputation
280
Reaction score
98
Trophy points
1,308
Location
Scotland
Activity points
3,756
Vcc = 3V3 -> 12V !! Are you sure ????
This is impossible in CMOS !!
 

qslazio

Full Member level 3
Joined
May 23, 2004
Messages
176
Helped
18
Reputation
36
Reaction score
7
Trophy points
1,298
Activity points
1,420
simple preamp and 2 inverter will meet your requirement
 

james_su

Newbie level 3
Joined
Dec 14, 2004
Messages
4
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
28
Don't use the latch ckt if you not use the clock signal
 

icsrc

Newbie level 5
Joined
Dec 14, 2004
Messages
10
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,283
Activity points
56
i've never seen 12V supply in CMOS process
 

electronrancher

Advanced Member level 1
Joined
Mar 24, 2002
Messages
447
Helped
46
Reputation
92
Reaction score
11
Trophy points
1,298
Activity points
6,942
Please guys - the post is about comparators, not whether you have personally seen a 12v gate. I have a process with 5v, 16v, and 30v gates that I use quite often. I suggest you guys keep looking.

back to Andy's question....

The trick will be keeping the (Internal) voltage swings small in order to be fast. Current comparator style is OK, but clamp the nodes so they can't swing Vdd-GND else it will be very slow.

I am thinking of a cascade of 3 low-gain (10 or less) diff amps (outputting to resistors), then a low-voltage to high-voltage translator. The final output would be an inverter. The trick is you need to drive that inverter's gate from 0-VDD, but the output of the last diff stage is probably 0-1v. You could use two NMOS to flip a level-shift, but I don't know if it would be fast enough.

You could probably get through the diff amps in 2-3ns, but driving that output inverter may be slower than you can tolerate.

The Li book (CMOS ckt dsn, simulation, and layout) has a 10ns comparator that may work for you if you can't get a 2ns level shift.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top