Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

HOW TO DESIGN AN ACTIVE LOW OUTPUT DECODER

Thread starter bing1011
Start date Feb 2, 2010

Status: Not open for further replies.

Feb 2, 2010

#1

B

bing1011

Newbie level 1

Newbie level 1

Can someone help me how to design 4-to-16 (active low output decoder) using 2-to-4 (active low output with an enable)???

Status: Not open for further replies.

Similar threads

Counter output not synchronized to clk
- Started by neanton28
- Jul 21, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
C
need help with verilog coding a morse code to ascii decoder
- Started by combat5
- May 28, 2024
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
E
Is there anything that converts verilog to resistor, capacitor level design?
- Started by electronicslab
- Sunday at 2:41 PM
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
R
[Moved]Verilog issue with output even though condition is met(dice game)
- Started by ralph_verilog
- Oct 21, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
G
can we design FPGA?
- Started by gary36
- Tuesday at 5:36 AM
- Replies: 16
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top