Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to design a two-stage opamp with cascode compensation?

Status
Not open for further replies.

lhlbluesky

Banned
Joined
Mar 30, 2007
Messages
558
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Location
china
Activity points
0
two stage opamp compensation

i want to design a two-stage opamp with cascode compensation ,and the first stage is folded cascode structure, the requirements as follows:
resolution:11 bit
clock speed: 20M
CL=2pF,Cs=Cf=1pF,DR=70dB,Vdd=3.3V,output swing= +/-1V
then how to design the two-stage opamp step by step? how to choose the size of compensation capacitor? and should I use one or two compensation capacitor , and what's the difference? how to decide the tail current of the two stages? finally, how to decide the size of each transisitor? and what's the relationship of every parameters, such as SR\ Wu\ Cc\ Gm,in\ fFB\ Iss etc. pls help me.thanks. some relative advice or papers are expected, thanks all again.
 

eld03

Member level 2
Joined
Dec 29, 2007
Messages
46
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Activity points
1,505
cascode compensation

Lets be clear :
you need opwn loop gain ~ 66dB target 72 db for for your bandwidth.
Refer to allen holbergh book.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top