Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to design a nice PLL?

Status
Not open for further replies.

stephenpan

Newbie level 6
Joined
Dec 25, 2001
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
118
pll design report

hi
I want to design a PLL.
I meet some problems:

1.how to make PFD to "ZERO DEAD-ZONE"
2.how to measue the jitter? soft or info..

if someone has the experience,plz help me..

n...ASIC Design Methodologies & Tools
so good Forum!!

THANX!!
 

roli

Full Member level 5
Joined
Apr 29, 2001
Messages
246
Helped
9
Reputation
20
Reaction score
9
Trophy points
1,298
Location
'SiliconWafer' Island
Activity points
1,824
What do you mean by PFD (Phase-Frequency Detector ...???) ?

Anyways, there are many types of PD (Phase Detectors: 2-state, 3-state, etc. And each type works a little bit dirrerent for the type of data fed into the PLL: RZ, NRZ , NRZ Square, etc.

I've attached (scanned just now for you - from one of my BEST books - you should buy it : "Phase-Locked Loop Circuit Design" by Dan H. Wolaver - Prentice Hall, ISBN 0-13-662743-9), 3 types of PDs (there are more...)
1. XOR based,
2. 2-state for NRZ data,
3. 2-state for Square NRZ data.

The 2 later are suitable for Clock Recovery.
To use them as Frequency, one must change mainly the Loop-Filter (a narrower Wn...)

A quality measure of jitter can be measured at the output of you filter.

Hope this helps...
roli

Uploaded file: 3_types_of_Phase_Detectors.zip
 

bird123

Newbie level 5
Joined
Feb 15, 2002
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
61
Does anyone have pdf version of "Phase-Locked Loop Circuit Design" book ?
 

roli

Full Member level 5
Joined
Apr 29, 2001
Messages
246
Helped
9
Reputation
20
Reaction score
9
Trophy points
1,298
Location
'SiliconWafer' Island
Activity points
1,824
This is a 300 pages book. No way I can scan it manually. Is there an automatic way ?
 

coolsniper

Junior Member level 3
Joined
Feb 9, 2002
Messages
29
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
123
Syst*mVu is a good simulation tool on PC.
Now Ver5.1 is available.
 

rfsystem

Advanced Member level 3
Joined
Feb 25, 2002
Messages
914
Helped
148
Reputation
292
Reaction score
38
Trophy points
1,308
Location
Germany
Activity points
9,550
The issue 1. is because of the following problem:

If the reference phase and the divided VCO phase arrive at the same time the PFD set both UP and DOWN outputs to high. But after a small internal propagation delay time these are reset. If the charge pump current source has rise and fall times of the currents it could happen that the UP or DOWN pulse is reset before the current could rise to its final value. In effect the charge delivered over one period is not proportional to the UP or DOWN pulse time. If you model the rise/fall behaviour with linear edges the charge behaviour is a square function over the phase difference if the pulse width is less than the complete edge rise/fall. So in practice there is no dead zone but a zone with less gain approaching zero at zero phased difference. You could avoid that simply by introducing in the reset path of the PFD a delay which should be higher than the current source settling time in the charge pump.
 

az25

Member level 1
Joined
May 18, 2001
Messages
34
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
USA
Activity points
108
On 2002-02-21 07:05, bird123 wrote:
Does anyone have pdf version of "Phase-Locked Loop Circuit Design" book ?
I think National has it and software too. You can find at http://www.national.com (Search for it).
az25
 

prisnow

Member level 2
Joined
Dec 30, 2001
Messages
42
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
233
If anyone upload the Electronic Version of
"Digital PLL design" book,I will be thankful
very much.
 

dacadc

Full Member level 2
Joined
Apr 22, 2001
Messages
146
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Location
Ukraine
Activity points
1,101
I have book in Russian, "Digital PLL systems design". Interesting?
 

stephenpan

Newbie level 6
Joined
Dec 25, 2001
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
118
thanx for roli's info

as rfsystem said,I see the same view on IEEE
papers.It did improve the linearity of the PLL system.

But how to measure the jitter of the pll by simulation.& how small of the jitter is,we can say the pll is goo design?

thanx a lot~
 

TheMick

Junior Member level 1
Joined
Feb 9, 2002
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Australia
Activity points
66
Analog Device have a nice free tool at present on their web site for doing loop stability calculations.
 

computer_terminator

Member level 3
Joined
Aug 28, 2001
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
455
The PFD dead zone is easy to solve.
Just extend the delay time of the reset signal in your PFD. Make sure the UP/DOWN pulse can make the charge pump fully turned on the switch for the charge/discharge current.
I can send you some paper about the PFD.
IF you need it pm me.
 

paulc

Newbie level 5
Joined
Mar 28, 2002
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
105
I have a little experience before. I joined a team to decide 125MHz CRC for ethernet. For some kinds of PD, if the matching of device is not good, there will be no pulse for very small phase difference. So people will put dummy NAND gates to match the delay inside the PD to reduce the dead zone
 

freexyz

Junior Member level 1
Joined
Aug 13, 2001
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
53
Hi,

I am looking for the DLL IP,
where can get it?
include HDL source code.
please help me !

Thanks to advance
 

paulc

Newbie level 5
Joined
Mar 28, 2002
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
105
I also want to know a DLL IP. Please also tell me. Thanks a lot.
 

AaronDu

Member level 2
Joined
Apr 5, 2002
Messages
46
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
253
Who can tell me how to design a high speed Digital PLL or give me some data ??

Thank you!!
 

freexyz

Junior Member level 1
Joined
Aug 13, 2001
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
53
On 2002-04-07 19:43, AaronDu wrote:
Who can tell me how to design a high speed Digital PLL or give me some data ??

Thank you!!
Hope I have help you.
Best regards.

freexyz

Uploaded file: DaveISCAS00.pdf
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top