Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how to design a low noise LDO

Status
Not open for further replies.
M

microstorm

Newbie level 1
Joined
Oct 14, 2005
Messages
0
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,280
Activity points
1,299
hello every one, i need to design a low noise LDO linear regulator whose noise is lower than 20µVrms(10~100KHz). i have adopted a low-pass filter to filter the noise of bandgap voltage, and i eager to know how to reduce the amplifier noise. how shoule i do and especially, what structure can i choose. thanks in advance!
 

Message is unavailable.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top