Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design a 8:1 mux at 2GHz in 0.18um technology?

Status
Not open for further replies.

sachinmaheshwari

Member level 4
Joined
Aug 7, 2007
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,743
how to design 8:1 mux
with specifications
vdd=1.8v
CL=2pF
.18um technology
the circuit should work at 2 GHz frequency
 

samuraign

Full Member level 2
Joined
May 18, 2006
Messages
127
Helped
12
Reputation
24
Reaction score
5
Trophy points
1,298
Activity points
1,881
designing of mux

mux can be realised with inverters or Nand gates.
Design these gates(transistors) with the specified load CL=2PF.
 

Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
designing of mux

You can do it using transmission gates.
 

sachinmaheshwari

Member level 4
Joined
Aug 7, 2007
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,743
Re: designing of mux

i have already designed it through transmission gate but the problem is
the specification
that is
2GHz frequency and CL= 2pF
i am getting the distorted output
(degraded output)
wat should be the (w/L)of the transistors.
n
do u know how to calculate the (W/L)'s of the transistors?
 

phutanesv

Full Member level 3
Joined
Apr 26, 2007
Messages
151
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Activity points
2,233
Re: designing of mux

dear Dude,

U can't alter the length since ot will be fixed depending on technology

u can alter the width also u can't increase as per u need .

there should be a proper tapering or scaling factor so that the u can

make the design to work with ur frequency and load

phutane
 

darylz

Full Member level 2
Joined
Mar 24, 2005
Messages
129
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,298
Activity points
1,975
designing of mux

If you are looking for the most efficiency, please refer to the device architecture and manual of synthesis tool.
 

sachinmaheshwari

Member level 4
Joined
Aug 7, 2007
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,743
Re: designing of mux

so where will i find device architecture and synthesis tool manual?
 

sachinmaheshwari

Member level 4
Joined
Aug 7, 2007
Messages
69
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,743
Re: designing of mux

but the problem is i have made the deign of 8:1 mux using transmission gate
without loading effect.
CL=2Pf
now when i am including CL i am not getting the output.
so wat to do.
n one more thing how do i choose my w/l
ratio.
that is how to calculate W of a transistor.
 

carv_13

Member level 2
Joined
Oct 4, 2007
Messages
53
Helped
7
Reputation
14
Reaction score
2
Trophy points
1,288
Activity points
1,612
Re: designing of mux

You can design a basic transmission gate mux and do its layout. Extract the netlist from the layout. Then you can use the sweep command in spice to vary the width of the transistors and the run the simulations for all the widths and get the width that matches your specifications. The only drawback in this method is that the effect of capacitances for each varying width cannot be mirrored. But this method will give you an approximate idea of the width.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top