Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to decrease congestion factor after trial routing?

Status
Not open for further replies.
P

p_shinde

Full Member level 5
Joined
Feb 25, 2006
Messages
292
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
tokyo
Activity points
3,455
trial routing

hello,


the vertical congestion i am getting after trial routing is more than 2 % , the expected is below 1% for 6 Metal layers....so now hw i bring those congestion factor down, any one has any idea...?

I am using Cadence SoC Encounter .....


thanks,
Prasad
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top