Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to decide the capacitor value in charge pump circuit used in phase locked loop

Status
Not open for further replies.

Jalpa Pandya

Newbie level 5
Joined
Jan 20, 2014
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
59
untitled.jpg

what should be the value of capacitor used
 

I guess the capacitor combines with a resistance somewhere, to create an RC time constant?

The resistance could be in the current sources, or it could be in the mosfets to the extent they are turned on by the current sources.

In any case, a large value capacitor needs greater current to operate it (to charge and discharge it).

Farad value depends on your desired frequency of operation, and the amount of current available to operate it.
 

The charge pump converts the logic states of the detector into analog signals appropriate for controlling the VCO. The mixer is a current mirror with duty cycle control so it emulates an integrator with a gain factor K1/s . The phase detector has boundaries, within those are linear but outside at harmonics is recursive, so it is non-linear. Some may use a 2nd or 3rd order RC LPF. As a 1st order RC filter it is just an integrator with a gain factor Kf which compromise capture time and ripple rejection so, higher order filters are considered. Compared to a second-order filter, it is apparent that the gain of the third-order loop filter is increased and the phase margin is reduced. Increasing the loop bandwidth will reduce the lock time, but the filter bandwidth should not be important to avoid significantly increasing the risk of instability. In practice, the most commonly used filter used is the second-order type.

In order to determine C1 and another smaller C2 & its series Rc, you need to specify, max error frequency , capture time, jitter voltage or phase jitter of VCO required and loop stability in the presence of low SNR. This requires a closed loop solution of the transfer function.

Usually C2 is 5 to 10% of C1 for noise rejection and loop stability. C1 is chosen > max mixer error frequency that must be passed through for RC breakpoint or maximum capture time which depends on SNR and error frequency & loop gain. In this case, your FET current mirror affects gain which makes mixer more linear instead of RC exponential filter and resembles an integrator.

There are many articles on determining these PLL variables with VCO gain, mixer gain and LPF gain(f).
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top