Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I tried defining the via in only some of the layers in the pad stack editor. But if I go to a layer not defined for the via and turn on layer DRL, I see the drill hole. So by not defining the via in that layer, there is no annular ring for a routing layer and no clearance for a plane layer but there is still the drill hole. On a plane layer, it looks the same as when you define flood planes and poors. So I don't think the NC drill "tape" thruhole.tap will be right. Any advice?
You need to create a drill file for all layer pairs, that is every span of layers covered by your burried and blind vias.
From the help files:
If you want Layout to output a single drill tape file named THRUHOLE.TAP for both plated and non-plated through holes, select the Combine Plated/Non-Plated Thru Holes check box in the Post Process Settings dialog box.
In addition, Layout automatically generates drill tape files for each layer pair that shares a blind or buried via and names them accordingly. For example, a file with the name 1_4.TAP includes data related to layers 1, 4, and all layers in between.