I you want heriraical level ,I think you should have the bottom schematic and symble at first ,so you can convert the cdl to schematic .
Remmeber ,you should delete the subcircuit nelist, and moidify the reference library just as convert verilog to schematic?
Hopw it help you , and you can have a try or paste the netlist .