Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to control timing in csdf file which is created in pspice

Status
Not open for further replies.

sarvanbhakya

Newbie level 6
Joined
Mar 1, 2013
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,341
how to control timing in csdf file which is created in pspice?

we have generated .tran file with 32um which is acting good in output file but timing variation is irregular in csdf file..can anyone suggest how to control the timing variation...
 

Do you want an output file with constant time delays? This is not possible with probe/csdf file.
But you could do it with .PRINT and specify the required time delay in the .TRAN statement.

e.g.
.TRAN 1n 100u
** print interval is 1n
.PRINT TRAN V(1) etc.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top