Non AMP

how to continue simulation even if $finish occure?

Thread starter kanakrajput
Start date Oct 20, 2011

Status: Not open for further replies.

Oct 20, 2011

#1

K

kanakrajput

Newbie level 2

Note: $finish : usb3_tb_lib.v(63990)

is there any way to run simulation even if $finish is occur in simulation?

thanks

Oct 20, 2011

#2

mrflibble

Advanced Member level 5

Go into the console of your simulator, and type "run". Which simulator do you use BTW?

Oct 20, 2011

#3

K

kanakrajput

Newbie level 2

i used modelsim se 6.5f

Oct 20, 2011

#4

mrflibble

Advanced Member level 5

So did the above method work? "run" in console that is.

Status: Not open for further replies.

Similar threads

R
A way to reduce simulation time
- Started by Raeiu
- Feb 2, 2024
- Replies: 9
PLD, SPLD, GAL, CPLD, FPGA Design
S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to store Coco training data set in Pynqz2 board
- Started by hudda
- May 25, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
K
explanation of how to translate C code into verilog
- Started by keikaku
- Mar 5, 2024
- Replies: 10
PLD, SPLD, GAL, CPLD, FPGA Design
X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design