Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to configure an ideal switch in Cadence?

Status
Not open for further replies.

suhas_shiv

Full Member level 2
Joined
Nov 30, 2005
Messages
136
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Activity points
2,461
I need to use an ideal switch which swtiches on and off according to a clock. Which part should I use in cadence? is it sp1tswitch? how do I configure it?

Thanks.
 

cadence sp1tswitch

There is a 'switch' component in ahdlLib. It is written in VerilogA. You can try it.
 

Re: Simple Question

Use "switch" in analogLib...


sankudey
 

Simple Question

maybe the cmos in the lib is ok
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top