Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to comment out any blocks in cadence?

Status
Not open for further replies.

shanmei

Advanced Member level 1
Joined
Jul 26, 2006
Messages
428
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,480
Hi,

Is there any way to comment out the blocks in cadence as in matlab simulink environment?

Some blocks or wire we need to leave for the next step simulation, so I can temporarily leave it on the schematic window, but the netlist will not include those blocks.

any idea? Thanks.
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,242
Helped
2,118
Reputation
4,240
Reaction score
1,971
Trophy points
1,393
Location
USA
Activity points
58,069
I can suggest making an alternate view (such as, if you
use "schematic" for designs, cmos.sch or cmos_sch are
often unused but recognized as valid switch-views).
In these views, put nothing but pins matching the
symbol and "real" schematic. Now for your simulation
testbench create a config view (hierarchy editor) if
you have not already. Then open simulation session
from the config view and use the hierarchy editor to
assert that the cells you want to "dummy" should use
the alternate view with no content. This should give
nothing in the netlist if you are flat-netlisting, it may
give empty subcircuits if you use hierarchical I guess.
What the upshot of that might be, I couldn't say -
when I used Cadence our default setup was all flat.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top