Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to clear PRE DRC(D10,D11,D12,D15,D20) violations?

Status
Not open for further replies.

RAKESH E.R

Member level 2
Joined
Dec 31, 2010
Messages
51
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
INDIA
Activity points
1,630
Hi all.....
Can anyone tell me how to clear D10,D11,D12,D15,D20 violations?
When i do pre dft check i am getting following violations.. How can i clear it?
Can anyone help me to fix the violations?
64 Clock feeding data input violations (D10)
5 Clock feeding both clock and data input violations (D11)
20 Clock feeding multiple clock/set/reset inputs violations (D12)
40 Clock path affected by clock captured by clock in level sensitive clock_port violations (D15)
2 Bus gate capable of contention violations (D20)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top