How to choose the W/L of output stage

Status
Not open for further replies.
K

katherine

Newbie level 6
Joined
Jun 2, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,367
How to make sure the W/L of output stage power MOS in synchronization buck converter!
I know there is minmum total loss when the switching loss equel to conduction loss.In the condition, we have got the optimization Width of power mos and got the highest efficiency,but how about the load current.Because the optimization Width of power mos and the highest efficiency have respect to the load current.
My question is when the converter has the highest efficiency!
Thank you!
 

I think you can make Rout=Rload.
 

For Optimal W at maximum efficiency, please refer to the paper presented by Stratakos A.J., Sanders, S.R., Brodersen, R.W.

"A low Voltage CMOS DC-DC Converter for a Portable Battery Operated System"
see ---IV FET Design
 

w/l of the output stage has to be designed to minimize conduction and switching losses.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…