Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hai,
these is with respect to inverter for leakage power calculation
For PMOS give input from Vdd-vt to Vdd sweep at these point apply 0 to Vt to NMOS during these Pmos and NMOS should be in cutoff but if u give .op in spice we will get leakage power
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.