Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to calculate the A/B counters in a Frac-N PLL?

Status
Not open for further replies.
B

bolton00

Newbie level 6
Joined
Nov 21, 2011
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,361
I have a PLL with a fixed Prescaler 32/33. The dividing ratio is calculated by:
Code: 
N = 32B + 33A
What's the most efficient way to calculate the A and B values, knowing that both A and B are 10 bit registers. I need to implement this algorithm on a MCU, thus the request for efficiency. Example given in the PLL datasheet:
Code: 
R: 200kHz, N: 4335: 54*32+79*33 =>867MHz
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top