Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can also see the *.lib for detail.
Basically, its based on look-up tables. The input is usually input trasition and output load, the look-up table output will be output transion and signal delay.
Of cause there will be some filter if the input data not in the *.lib look-up table (ususally is the case).