Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to calculate library setup time and Hold timel?

Status
Not open for further replies.

ramagandhi

Newbie level 6
Newbie level 6
Joined
Jan 26, 2013
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Banglore
Visit site
Activity points
1,353
hello every one,

can any one explain about How to calculate library setup time and Hold time?



Thanks in Advance

RGR
 

by using spice simulation the min delay (setup time) required between data and clock so that data is captured to output is calculated.

DATA __ __/```````\___
CLK _/``\__/``\__
OP _______/`````
for example, the simulation is done in number of steps by decreasing delay between data and clock. in each it verify the output (should be 1 in above case). in this way the min time between between clk and data pin gives the steup time.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top