Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to calculate dynamic ir drop..

Status
Not open for further replies.

kirteshmiet

Member level 1
Joined
Feb 16, 2012
Messages
38
Helped
11
Reputation
22
Reaction score
11
Trophy points
1,288
Activity points
1,535
Hi ,
If i have a design operating at 3 corners then in which corner i need to see IR drop ?? and also please elaborate how switching activity comes into picture for calculation . Also please tell how to know that which IR drop analysis is fine.

Thanks
Kirtesh:cool:
 

Roughly, in general, 1um net witdh could support 1mA.
The question is how much high the pic of current is?
Generaly if you have a clock design, after the rising edge all flops will consumme during the "skew" delay, and the combinational logic will change function of the new value in the flops.

1-Empiric way, you know the worst consumption cases, and you used it to test the IR Drop on VSS & VDD source.
2-If it is a fix function module, like switch/interface..., you could simulate the application and used power tool (like PrimeTime PX) to know the worst pic of power consumption, or the level after is to see in power tool like Encounter where are the power consumption and see the power consumption over the design.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top