Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to calculate delays between two points in hierarical using Cadence Encounter RTL

Status
Not open for further replies.

hossam_fadeel

Newbie level 2
Newbie level 2
Joined
May 19, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,291
How to calculate critical path using Cadence Encounter RTL Compiler and/or Cadence SoC Encounter RTL-to-GDS ||??
How to calculate delays between two points in hierarical using Cadence Encounter RTL?

I need to know the steps, where I did the flow but I don't know how to calculate the delays of critical path in details in the two tools.
 

not sure understand the question. how to calculate? have you tried report timing?

Have you tried report_timing for the start and endpoint for the hierarchies you wish to report.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top