Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am also new to HFSS but I think port assignments are not different between open and closed designs. Do you have a specific question about port assignment or a general one ? The via is not connected ? Why not to excite the trace ?
I am also new to HFSS but I think port assignments are not different between open and closed designs. Do you have a specific question about port assignment or a general one ? The via is not connected ? Why not to excite the trace ?
The design is like through-hole for component where later we insert the desired component inside that, so that's why it does not have trace connected to it. The reason why am I asking is because I think the result may not be accurate as there is trace there. But I am also not sure about that.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
