I am also new to HFSS but I think port assignments are not different between open and closed designs. Do you have a specific question about port assignment or a general one ? The via is not connected ? Why not to excite the trace ?
I am also new to HFSS but I think port assignments are not different between open and closed designs. Do you have a specific question about port assignment or a general one ? The via is not connected ? Why not to excite the trace ?
The design is like through-hole for component where later we insert the desired component inside that, so that's why it does not have trace connected to it. The reason why am I asking is because I think the result may not be accurate as there is trace there. But I am also not sure about that.