Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to add phase noise to clock and obtain time domain sampled sequence of the same?

Status
Not open for further replies.

mvj

Advanced Member level 4
Joined
Jan 5, 2011
Messages
103
Helped
4
Reputation
8
Reaction score
4
Trophy points
1,298
Activity points
2,130
Hi,
I have phase noise numbers of a clock signal.
e.g.
PLL_freqOffset = [1e3 10e3 100e3 500e3 1e6 10e6];#[Hz] offset freq. from VCO freq.
PLL_PNdata = [-40 -45 -50 -55 -60 -120];%phase noise [dBc/Hz]

I would like to add this a 100MHz sine wave clock source:
Fs = 1e9; % Sampling frequency
T = 1/Fs; % Sampling period
L = 1500; % Length of signal
t = (0:L-1)*T; % Time vector
S = 1*sin(2*pi*100e6*t);
S_withAddedPN = S + "PhaseNoise"

Not sure how to add this "PhaseNoise". Any suggestions would be of great help.

Thank you,
mvj
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top