Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to add io pads during synthesis?

Status
Not open for further replies.

vimedu

Junior Member level 3
Joined
Nov 29, 2009
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,439
Hi guys

I have a sample verilog code and want to synthesize using Design Compilor. And also I want to add IO pads during synthesis.

Is it possible to do this? If possible , what is the procedure?

My inputs are clk, reset, SI and output is outready and PO[7:0]


Thanks in advance
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
328
Trophy points
1,363
Location
Marin
Activity points
8,522
it is possible, but it's better to test your code with pad to avoid any error when you add the padd connection to your code, and also to properly manage the pad during scan...
 
  • Like
Reactions: xman24

    xman24

    Points: 2
    Helpful Answer Positive Rating

vimedu

Junior Member level 3
Joined
Nov 29, 2009
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,439
Thanks. how do i instantiale IO pads with dc_shell ? What is the method
 

dianin

Member level 2
Joined
Nov 9, 2009
Messages
53
Helped
19
Reputation
38
Reaction score
19
Trophy points
1,288
Activity points
1,624
Hi guys

I have a sample verilog code and want to synthesize using Design Compilor. And also I want to add IO pads during synthesis.

Is it possible to do this? If possible , what is the procedure?

My inputs are clk, reset, SI and output is outready and PO[7:0]

Thanks in advance

You have to add IO Pads in your RTL in the same way you add macros (like memories or analog blocks). What you can do create one verilog file consists all IO Pad ports & instance and instaintiate that in your top-level RTL with proper connections.
 

vimedu

Junior Member level 3
Joined
Nov 29, 2009
Messages
25
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,439
Thanks for the reply. Now I have modified structural verilog file with proper instances of IO pad and am able to put IO pads in SOCE.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top