Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to add filler pad in soce?

Status
Not open for further replies.

lightcloud

Member level 4
Joined
Oct 20, 2005
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,842
add io filler

Hi,
How to add filler pad in soc encounter,and how to do the pad ring?
I search,but find I can add filler cell only for standard cell.

Thanks a lot!
 

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,731
如何 add io filler

Add I/O Filler cells,
encounter> addIoFiller -cell <io_filler cell_name> -prefix pfill
 

aravind

Advanced Member level 1
Joined
Jun 29, 2004
Messages
487
Helped
45
Reputation
94
Reaction score
18
Trophy points
1,298
Location
india
Activity points
3,597
addfiller prefix

any one please tell
what is siginficance of filler cells?
why we r using filler cells?
what r type of filler cells?
what is difference in different filler cells?
if we r not using filler cells in chip what will happen?
thanks
 

lightcloud

Member level 4
Joined
Oct 20, 2005
Messages
74
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,842
encounter io filler

Thanks, I will try it.
 

Narasaiah

Newbie level 4
Joined
Jul 17, 2006
Messages
7
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,329
add fillers soc encounter

what is siginficance of filler cells?
ans : filler cells will reduce power and ground bounces.
there is continues connection between power and ground rails and wel(n or p ) .
why we r using filler cells?
what r type of filler cells?
ans : fillers cell differ in size only.
what is difference in different filler cells?

if we r not using filler cells in chip what will happen?
ans : some times there will be some DRC errors like minimum spacing violations

If iam wrong please let me know
 

appala.pradeep

Newbie level 6
Joined
Jul 12, 2006
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
not connect pad io encounter filler

Yes, you are correct
adding filler cells will also decrease fabrication compleities such as mask
 

sowmya005

Member level 5
Joined
Nov 20, 2006
Messages
83
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,771
filler cells

Filler cells for different vth will be available,
The filler cells help for satisfying the continuity of vdd, gnd etc. and in addition provide substrate biasing.
The filler cells list is to be provided with the Largest one first.
If ur design is multi vt, u need to use the corresponding filler cells.
U cannot place a filler cell in between cells of different vth.
 

sowmya005

Member level 5
Joined
Nov 20, 2006
Messages
83
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,771
how to add filler

can u tell me whats the need of io filler cells ? what is the need ? and why there is a discontinuity initially wn the pads are placed i mean once we load design i/o pads and core area wil get placed right ? So in io assignment file itself they can place filler cells right ? why we will add at the later stages.........

Hi friends, this was the question from "vlsitechnology". and I would like to answer it through the board itself..

Added after 12 minutes:

If u can check the lef library, u can find that the library contains several filler cells named FILL<n>, where <n> in the cell name denotes the width of the cell in tracks.
During place and route, the FILL cells are used to connect power and ground rails across an area containing no cells. The FILL cells are also used to ensure gaps do not occur between well or implant layers which could cause design rule violations. Using wider cells where appropriate reduces the size of the layout database.
In addition, pl find in the library that the filler cells for the IO region will be different to the filler cells for the core region. U cannot place fillers for IO in core or vice versa.
Adding fillers can be done after CTS. Whenever a optimization is to be done, the fillers have to removed. why because, during optimization, the std cells can be removed or moved. this will become difficult or not possible with the fillers present in the design. So, if fillers are added before routing, then after routing and before post-route optimization, the fillers have to be removed. Once the optimization is over, the fillers have to be added again.
During ECO, also the similar procedure specified above has to be followed.
I hope, now things are clear.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top