Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to add constraints in dc script to fix hold time ?

Status
Not open for further replies.

mic_huhu

Member level 3
Joined
Dec 16, 2004
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
499
How to fix hold time err

How to add constraints in dc script to fix hold time ? e.g. for multicycle 2 clock period
 

smith_kang

Member level 5
Joined
Jan 22, 2005
Messages
90
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
861
Re: How to fix hold time err

hi
you can delay the data wrt the clock so that the data does not change for a specified amount of time after the arrival of clock.
in dc you can use
dc_shell> set_fix_hold<clock_name>r
reoptimize_design -in _place
 

tony_taoyh

Full Member level 2
Joined
Oct 20, 2004
Messages
131
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,298
Activity points
1,785
How to fix hold time err

I think it is better NOT to fix hold time violation in DC, it is better to do it in P&R....Because the timing
model is more accurate...

For the multiple cycle path, you must set the constranint as followings:

set_multiple_cycle_path -setup 2 -from ... -to ...
set_multiple_cycle_path -hold 1 -from ... -to...

The second line is very important... (please refer to
DC manual..)

then set_fix_hold////

Hope help you...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top