Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how the low frequency noise generated?

Status
Not open for further replies.

lhlbluesky

Banned
Advanced Member level 2
Joined
Mar 30, 2007
Messages
558
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,298
Location
china
Visit site
Activity points
0
when testing my power ic, i have found a low frequency noise at clock output (noise at 1hz or lower), but there is no circuit module working at so low frequency. and can it be flicker noise (opamp or comparator)?
thanks.
 

i observed clock jitter at very low frequency (1Hz or lower). that is, for every 1s period, there is a change in total clock time (1s+deltaT), and deltaT is random. besides, for my circuit, clock frequency f=1M, clock must be as accurate as possible.
thanks.
 

Flicker noise could cause that jitter. One cure is to find the source of the jitter in the circuit chain and replace it with a lower noise device.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top