Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How the gate count of a design is determined?

Status
Not open for further replies.

snr_vlsi

Member level 1
Joined
Jan 21, 2008
Messages
34
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,564
Hi,

Can anyone tell me how the gate count of a design is determined.
what is gate density, placeable instances.

how is die area calculated?

thx
snr
 

gliss

Advanced Member level 2
Joined
Apr 22, 2005
Messages
692
Helped
75
Reputation
150
Reaction score
16
Trophy points
1,298
Activity points
5,892
design compiler gate count

A synthesis report will tell you the gate count.
Die area could be estimated from the synthesis report but I think it's better to get the die area after P&R.
 

snr_vlsi

Member level 1
Joined
Jan 21, 2008
Messages
34
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,564
equivalent gate count

We know that gates in a design are represented as 2 input Nand gate equivalents. Generally, the design comprises of standard cells and macros.

Now, in order to get to to know the gate count of a design. We generally multiply the no. of standard cells x 4. This is because any logic (and, or, exor, nor gates etc) in the design can be implemented with min. four standard cells. Is this correct?

Now, what is the term placeable instances mean? Does it comprise of macros and the no. of standard cells in the design.

What is gate density? Does this vary with technology and the process.

Now coming to the die size estimation,

generally 30% of the die area is allocated for macros and standard cells and 70% of the die area is assigned for routing.

Does anyone have any calculation ( clear explanation ) about die are estimation.

thx

snr
 

ramanav

Newbie level 5
Joined
Oct 23, 2007
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,325
what is gate count

Hi ,
Synthesis report gives total cell instances.
How to get gate count from them.
 

NanhTrang

Junior Member level 1
Joined
Aug 13, 2006
Messages
16
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,348
gate count area

here's the equation:
gate count = Total area / area of NAND2 gate
So you got to run a simple nand2 gate to see it's area, then use the above formula
 
Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
nand gate area

NanhTrang said:
here's the equation:
gate count = Total area / area of NAND2 gate
So you got to run a simple nand2 gate to see it's area, then use the above formula

Are you kidding ?
 

hpinmax

Newbie level 6
Joined
Mar 20, 2007
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,361
design compiler report_area

the above fomula is correct. there are several method to calculate it, even though I cannot remember all.
However, above fomula is one of them.
 

Joined
Sep 3, 2007
Messages
853
Helped
66
Reputation
132
Reaction score
16
Trophy points
1,298
Activity points
0
design compiler + report_area

Great !
Where did you find it. I need badly to understand this. Is the any paper, refernce in that context to share ?

Thanks in advance.
 

diag

Member level 3
Joined
Dec 4, 2003
Messages
59
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Activity points
301
how to compute area from equivalent gate count

Because Design Compiler doesn't derive any area units, the number reported
by report_area is actually the sum of the area attribute attached to cells
in the technology library. Basically, you have to ask the vendor what the
area units mean. For example, some library vendors might define the area to
be (sqmm x sqmm) or normalized to the size of a 2-input NAND gate. That is,
a 2-input NAND gate has an area of 1.
 

sam536

Full Member level 5
Joined
Jul 4, 2007
Messages
245
Helped
50
Reputation
102
Reaction score
36
Trophy points
1,308
Location
Tokyo
Activity points
3,028
gate count + number of instances

To get the equivalent gate area in Design compiler need to add two comamnds in TCl script.

1. First to get the total area of your design, use report_area.
2. Then divide this area by the area for a 2-input NAND gate in your technology library. You can also use the following command to find out the area for a 2-input nand gate.

dc_shell-xg-t> get_attribute { technology library/2_input_nand_gate_name } area

to get the 2_input_nand_gate_name, use report_lib <tecnology_lib > and select the any drive strength. Usually its 1x drive strength.

Area = $report_area/Area_of nand gate

Regards,
Sam
 

vcnvcc

Full Member level 2
Joined
Jul 21, 2006
Messages
132
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,210
I am asking this w.r.t. DC synthesis QoR report -

QoR report says all area Combo area & non combo area; along with that it also says Black box area.

Now my question is while calculating area for Die size estimation - DO I have to consider this black box area as well?

I think - I should take into consideration, but got confused as it is not PnR reports..

Can you please share your inputs...Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top