How the delay is incorporated in Verilog synthesis?

Status
Not open for further replies.
verilog

Hi,
I think synthesis tool will ignore the delays in RTL..Depends upon ur timing constraints the synthesis tool will pick up appropriate gates from library which accounts for delays.

Thanks
sri
 

verilog

delays r not synthesiable in DC.

It will choose cell n optimize according to constraints
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…