Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how the actual chip power more than simulation results.

Status
Not open for further replies.

wangkes9

Member level 2
Joined
Jan 10, 2008
Messages
46
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,620
The Vcc source 5mA current when I do simulation.

But when I do real test using the chip, Vcc source 18 mA current.

Why, is there latch up effects?

But the analog chip work well and I design it according to the design rule!
 

electronrancher

Advanced Member level 1
Joined
Mar 24, 2002
Messages
447
Helped
46
Reputation
92
Reaction score
11
Trophy points
1,298
Activity points
6,935
Any way to turn on/off functions in order to find the supply current of each block? it sounds like there is a layout mistake somewhere - if you use diffusion resistors I would look out for an incorrect tub tie.

Is the current always 18mA, or is it dependent on VDD? Does the IDD start to rise linearly, or does it jump up sharply when you pass 3v, 4v? All of these clues will help you determine where the mistake is.
 

JoannesPaulus

Advanced Member level 3
Joined
Mar 19, 2008
Messages
773
Helped
235
Reputation
470
Reaction score
137
Trophy points
1,323
Location
USA
Activity points
5,006
electronrancher has very good ponts, I would add that if the chip includes a lot of digital switching, your estimates might be a little off. If you are designing in 65nm or less it might also be leakage current (but not 13mA, hopefully!) in the logic gates especially if you use low VT.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top