Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
An A/D converter requires a certain amount of time to perform a conversion. So, at best, the ADC output can represent what the analog input is as a series of "snapshots" of the input, separated by an amount of time that is equal to, as a minimum, the time required to perform an A to D conversion. Usually a sample and hold device is used in front of the converter proper to prevent the converter input from changing during the conversion process. The sampling interval (frequency) must be at least twice the frequency of the highest frequency component in the input in order to prevent aliasing.
'
Your question is rather general. I hope this helps.
.
Regards,
Kral
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
