Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How Positive Skew effects frequency

Status
Not open for further replies.
K

kunal1514

Full Member level 1
Joined
Dec 13, 2006
Messages
98
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
2,027
positive skew in asic

Hi All,

Can any body tell me how positive Skew effects Frequency
 

Due to positive skew,freq increases(setup window increases)
 

guys
can you please explain what is meant by positive skew?
Skew is the difference between time taken for the clock to reach two sequential element. Is this understanding correct?
 

yes u r right..
Due to +skew setup window increases because time taken for the next edge to come will increaese...
so we can increase the frequency..
 

it reduces the margin for hold time.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top