Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How much Segmentation in DAC?

Status
Not open for further replies.
S

sudheer_vlsi

Junior Member level 2
Joined
Dec 28, 2005
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,463
Hi all,

I am designing 10 bit 100 MSPS DAC.on what basis i have to do segmentation? Theoritically,we can have some tradeoffs on power consumption,INL,DNL,Glitch and depending on that we will decide.it could be either 6+4 or 7+3.which one to take? are there any calculations for that?
plz send me if there are any papers for calculations?
 

I have the same problem.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top