Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Nope, not in any FPGA I know of at least. Of course they have different IO standards (different voltages, slew rates, drive strength...) and some have configurable weak pullups or bus-hold circuits, but those things can't be changed on-the-fly in your HDL code.