Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How many states can FPGA's pins export?

Status
Not open for further replies.

cyr

Member level 2
Joined
Jan 10, 2005
Messages
49
Helped
5
Reputation
10
Reaction score
1
Trophy points
1,288
Location
Sweden
Activity points
516
Nope, not in any FPGA I know of at least. Of course they have different IO standards (different voltages, slew rates, drive strength...) and some have configurable weak pullups or bus-hold circuits, but those things can't be changed on-the-fly in your HDL code.

So "1", "0" and "Z" (output driver off) it is...
 

zcq

Advanced Member level 4
Joined
Jul 14, 2001
Messages
102
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,296
Activity points
619
YOu'd better check it in each fpga's datasheet.
 

freeinthewind

Advanced Member level 4
Joined
Oct 20, 2004
Messages
108
Helped
2
Reputation
4
Reaction score
1
Trophy points
1,298
Activity points
784
i think there are only three kinds : 0 ,1 and z. by the way , tristate is used in top design files in Altera's FPGA.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top