Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How many MOS transistors are required to implement full adder?

Status
Not open for further replies.
Re: INTERVIEW QUESTION

Refer Kang or Rabey, The logic is implemented such that the carry logic is reused in sum logic. Hence the number of transistors are minimum.:|

Added after 33 minutes:

Refer Kang, The logic is implemented such that the carry logic is reused in sum logic. Hence the number of transistors are minimum.:|
 

Re: INTERVIEW QUESTION

A full adder has 2 XORs, 2 ANDs and 1 OR gate.

Each XOR has 2 ANDs and 1 OR and 2 INVs

So we have a total of 6 ANDs and 3 ORs and 2 INVs

ANDs and ORs use 6 transistors in CMOS, INVs use 2 transistors

So, 6*(6+3) + 2*(2) = 54 + 4 = 58 Tranistors

Hope I got that right!

:)

cheers
 

Re: INTERVIEW QUESTION

min num of 28 transistors are required to omplement fulla dder
 

Re: INTERVIEW QUESTION

can you explain me how u reached to the 28 no. transistors????
 

Re: INTERVIEW QUESTION

Try with pass transistors
For sum you need 6 transistors
 

Re: INTERVIEW QUESTION

we cant implement a fulladder sum with 6 transistor....
min num of transistors req r 28.........................
 

Re: INTERVIEW QUESTION

can u explain how do we acheive using 28 transistors?
 

Re: INTERVIEW QUESTION

See Picture.
 

Re: INTERVIEW QUESTION

What kind of job interview were you done for this questin? Layout position, or designer, or system manager
 

Re: INTERVIEW QUESTION

Hi,
28 transistor solution is the optimum. This is the same solution that I suggested (refer Kang). It is reusing the carry logic to obtain sum.
 

INTERVIEW QUESTION

full custom design
 

INTERVIEW QUESTION

It depends on your delay and power requirement
Sumit
 

14 of the cmoses are enough
See the picture attached


Hi friend....

Can you explain how this circuit gets the outputs of full adder? Of course, I didn't check all conditions. Suppose I take A=0, B=0 and C=1. Accroding to this inputs we have to get the carry output is 0. But, in this circuit we get, 1.

Even, Why you are using A xor B as input for carry output?
 

Hi friend....

Can you explain how this circuit gets the outputs of full adder? Of course, I didn't check all conditions. Suppose I take A=0, B=0 and C=1. Accroding to this inputs we have to get the carry output is 0. But, in this circuit we get, 1.

Even, Why you are using A xor B as input for carry output?

oh
excuse me
there is a mistake in the picture
A XNOR B Is correct
try that;)
 

see this one
it works with 10 T
94_1336663399.jpg
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top