Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How is the slew rate of a pmos OTA larger than that of a nmos OTA?

Status
Not open for further replies.

quaternion

Full Member level 4
Joined
Nov 12, 2006
Messages
212
Helped
17
Reputation
34
Reaction score
7
Trophy points
1,298
Location
Cairo , Egypt
Activity points
2,828
How is the slew rate of a pmos OTA is larger than that of a nmos OTA?

For normal differential input single ended output OTA , Is the slew rate depends on the polarity of the input signal and on the type of the OTA (nmos or pmos) [i.e. the polarity of signal resulting in smaller slew rate is reversed for different type ]?


I know that these issues are in text books but they still unclear for me.
 
Slew Rate

No, usually slew rate depends on the input differential pair tail current and internal compensation capacitor. Of course, in some case SR can also depends on other parameter because of the opamp architectural.
 

Re: Slew Rate

kwkam said:
Of course, in some case SR can also depends on other parameter because of the opamp architectural.

So for single ended output amplifier which signal polarity suffers a smaller slew rate ? & why?
 

Slew Rate

The slew rate in decided by the bias current of the last stage. If ur using the a single stage it will depend on the common bias current and if two stage then the 2nd stage (inverter with active load) current. It wont be cause any difference if u apply signal to any one of the inputs. Since it is a diffrential structure u will get the same output current strength. Inputs will only decide the polarity.
Hope this helps.
 

Re: Slew Rate

I am wandering; If we have simple nmos input OTA (single ended output 1-stage) that is loaded by a cap, for different polarities(equal amplitude) large input signal the circuit configuration will differ (the off transistor once will be at the ouput & once in the other side), So how the cap charging rate will be the same in both cases although the charging path has changed ?
[Current is once supplied from the upper pmos & once driven by the 2 lower nmos's]

Please , if I am wrong ,anyone could tell me !
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top