How exactly the calculation of CRC is implemented in hardware?

Status
Not open for further replies.
R

rayudu419

Newbie level 5
Joined
Feb 9, 2006
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,329
hello

Can any body help me how exactly the calculation of CRC is implemented in Hardware

I am planning to improve the design of CRC?

please give ur suggessions to improve design
 

CRC implementation

It's a shift register plus a few XOR gates and maybe some steering logic.
Here is a Xilinx app note example: "IEEE 802.3 Cyclic Redundancy Check"
**broken link removed**
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…