Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The tunneling node will be driven to high positive or
negative voltage to drive charge into the floating
gate. However this schematic looks like it's missing
something - there is no explicit return path for the
tunneling current. I have seen other schemes where
there is another electrode on the tunneling FET.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.