Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How does this circuit work?

yoon

Newbie
Joined
Jul 28, 2021
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
There are two ESD protection circuits.
How do these two circuits work?
What is the difference?
Please let me know

clamp2.png


clamp1.png
 

BigBoss

Advanced Member level 5
Joined
Nov 17, 2001
Messages
5,086
Helped
1,521
Reputation
3,040
Reaction score
1,363
Trophy points
1,393
Location
Turkey
Activity points
30,607
They are almost same..
First one uses the Capacitor between Bulk-Gate, second one uses an extra capacitor.
When ESD transient pulse appears, a current flows through the resistor and a voltage occurs between Gate-Source of NMOS transistors and this NMOS makes VDD-VSS short circuit in a temporary time slot.So protects the IC against ESD zapps.
 
  • Like
Reactions: yoon

    yoon

    Points: 2
    Helpful Answer Positive Rating

yoon

Newbie
Joined
Jul 28, 2021
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
10
Thank you for answer.
and I have another question.
I'm wondering what's the difference between with and without inverter.
 

BigBoss

Advanced Member level 5
Joined
Nov 17, 2001
Messages
5,086
Helped
1,521
Reputation
3,040
Reaction score
1,363
Trophy points
1,393
Location
Turkey
Activity points
30,607
Thank you for answer.
and I have another question.
I'm wondering what's the difference between with and without inverter.
First circuit protects the IC against negative ( less than GND potential) spikes, second one protects both.
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top