Fractional-N
Full Member level 1

it is said that this circuit is a dynamic SR-flip-flop.
can you tell me how does this circuit works as a dynamic SR-flip-flop, AND, can you tell me what is those two input and output displayed in the image by red circle?
reference: The use of stabilized CMOS delay lines in the digitization of short time intervals - Circuits and Systems, 1991., IEEE International Sympoisum on
thank you