Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How does a digital phase lock loop function?

Status
Not open for further replies.

scdoro

Member level 5
Joined
Jan 12, 2005
Messages
87
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,040
hi everyone,

Qn(a): How does a digital phase lock loop function?

Qn(b): Can a digital phase lock loop be used be used to synchronize asynchronous data with the clock? If yes, how?

thanks
 

scdoro

Member level 5
Joined
Jan 12, 2005
Messages
87
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,040
Re: Phase lock loop

i am actually trying to tap the keyboard clock from the PS/2 KBD pin. and use it to synchronize with asynchronous data running at baud rate of 9600bits/sec.For each data frame transmitting, at each trailing edge of the clock,it will fall/sampled on the middle of each data bit..It will then be sent to the keyboard port.

P.S: the IC chip for the website you gave me seems to be obsolete.Are there any other schematics or IC chip that will suit my needs..

thanks a lot.

regards
 

Davood Amerion

Advanced Member level 2
Joined
Mar 1, 2005
Messages
584
Helped
116
Reputation
232
Reaction score
24
Trophy points
1,298
Location
Persia
Activity points
6,351
Phase lock loop

That link was for finding DPLL principle.
I dont underestand you problem very well, but as i know asyncronus serial port dont need DPLL!
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top