Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how does a 8 bit SIGNED adder work?

Status
Not open for further replies.

yuenkit

Advanced Member level 4
Joined
Jan 20, 2005
Messages
107
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
1,047
signed adder

Hi, I am wondering, how does a 8-bit SIGNED adder work.

there are 3 inputs
a, b, cin

and 2 outputs
sum, cout


normally for unsigned operation, the msb is sent to cout, but for Signed operation, should the msb be sent to cout? how do we know which is carry bit? how do we propagate the sign (+ or -) to the next signed adder block?

Can someone show me with verilog code? thanks.

Edited **************
sorry, the msb i referred is msb of the summation.
 

verilog signed adder

Hi
i think
Cout is generated referred to MSB of inputs
therefor if inputs are positive we have carry and when inputs are negative and positive we have sign
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top