Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do you generate delay simply by dropping or repeating samples?

Status
Not open for further replies.

iVenky

Advanced Member level 2
Joined
Jul 11, 2011
Messages
584
Helped
37
Reputation
76
Reaction score
35
Trophy points
1,318
Location
College Station, Texas
Activity points
6,124
I don't know whether this is a trivial question or not but I couldn't get it.

I was reading about delaying a signal after it is digitized. For what I read-

1) If you want to increase the delay, repeat the samples. How can this increase the delay???
2) If you want to decrease the delay, drop the samples. I don't fully agree with this. Confusing....


I would be happy if you could clear me this doubt.

Thanks a lot :)
 

if it is about taking multiple samples and averaging the result or considerily only the last sample, it's true as it takes certain amount of time to take one sample. Taking multiple samples will add up to delay equel to multiple of one sample delay.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top