Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do we usually measure the clock jitter?

Status
Not open for further replies.

DZC

Full Member level 2
Joined
Sep 12, 2006
Messages
149
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
2,122
The frequency is 10~300Mhz,and the jitter is expect to be within 1ps.
Thanks a lot.
 

Hi
Visit Jitter Master Forum
**broken link removed**
 

    DZC

    Points: 2
    Helpful Answer Positive Rating
For example, use oscilloscope.
 

Grig said:
Hi
Visit Jitter Master Forum
**broken link removed**

Normally, I would agree with the o-scope method.
Today, ultralow jitter measurements are more acuarately measured using a spec analyzer. Close in phase noise contributes the most jitter.
 

First thing you should do is determine what type of jitter you want to measure... (Cycle-to-cycle, edge-to-edge, etc...) Setup for measuring is different for each type. Also, do you know if your 1ps jitter spec, is rms or peak-to-peak?

Read this:
https://www.designers-guide.org/Analysis/PLLjitter.pdf
Good intro on definition of different types of jitter.

This is a good overview of what you are measuring.
**broken link removed**
 

    DZC

    Points: 2
    Helpful Answer Positive Rating
eye diagram in time domain
phase noise in freq domain
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top