Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do reduce N.F in the LNA design ?

Status
Not open for further replies.

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
370
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,538
Dear All:

I have design LNA , the gian i s enough , But the N.F is large. I don't have any sense to reduce the N.F . Does anyone have any comment ? Thanks
 

Puppet1

Advanced Member level 2
Joined
May 7, 2004
Messages
689
Helped
11
Reputation
22
Reaction score
9
Trophy points
1,298
Activity points
6,074
what process, what topology ?

usually nf is reduced by the input match and the amount of current that you are using, as well as the transistor sizing.

let me know process and topology and i can help more.
 

radiohead

Advanced Member level 1
Joined
May 13, 2004
Messages
447
Helped
66
Reputation
128
Reaction score
29
Trophy points
1,308
Location
Heart of Europe
Activity points
3,562
Every amplifier regardless its technology or topology contains noise sources. Some topologies are better than others. Once you have made the design, the amplifier has a minimum noise figure, most simulators are able to perform this measurement (ADS, MWO, Ansoft designer, ...). The minimum noise figure is obtained when the source impedance equals a certain value. Then you design you input matching network so that the actual source impedance is transformed into this optimum value. That's more or less the global story.
 

khouly

Advanced Member level 5
Joined
Oct 20, 2003
Messages
2,368
Helped
461
Reputation
916
Reaction score
102
Trophy points
1,343
Location
EGYPT
Activity points
13,244
frist of all , u need to bias the transistor to the current which produce the minimum noise

then when design the input matching network , then match for minimum noise , get the Ropt , Zopt , and match to it


then u garantee that the transistor give minimum noise and u get the minimum noise for it

khouly
 

brumi

Advanced Member level 4
Joined
Sep 17, 2006
Messages
114
Helped
18
Reputation
36
Reaction score
3
Trophy points
1,298
Location
Uruguay
Activity points
1,815
The electronic design is important but remember that the mechanical design in microwave or near frequencies is very important too.
One thing very important is that in semiconductors the working temperature is proportional to the noise generated.
I had hard to find problems in 10Gz band with noise and solved them only changing the mechanical design.Change the case , change the earth connections and put elements that heat as far away as I could.
 

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
370
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,538
Dear sir :

How do u simulate one MOS N.F in the spectre -RF tools ? I read some paper it can show the Overdrive and IP3 ,P1dB or N.F relation ? How can I do that simulation ? Thanks
 

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
370
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,538
Dear all :

My process is 0.13um RF for FM tuner, the band is 72 ~ 108MHz , widebanf design ? Any comment . Thanks
 

springf2000

Full Member level 6
Joined
Jun 13, 2004
Messages
382
Helped
20
Reputation
40
Reaction score
2
Trophy points
1,298
Activity points
2,510
you can use the ADs to simulate it and you can test to reducing the current of the first stage of the LNA
 

Ruritania

Member level 5
Joined
Nov 18, 2004
Messages
93
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
856
Hi,

You may want to tune the noise matching, that often helps a lot.

Wish it helps,

Ruri
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top