Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How do I view SystemC ports / signals in Questasim?

Status
Not open for further replies.

vaidhyanathanr

Newbie level 2
Joined
Jun 1, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Hi,

Is there any other way to view the SystemC module (SC_MODULE) ports and signals in Questasim other than using sc_trace?
I'm using the latest Questasim version. In its waveform debugger, I can view the module ports, but it is displayed as port0, port1 etc.. and not by their names. Please let me know if I need to enable / disable any switches.

Thanks,
Vaidhya.
 

vaidhyanathanr

Newbie level 2
Joined
Jun 1, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,294
Yes, the ports can be seen, but my issue is, their actual name is not getting displayed in the signal and debug window, instead, it is displayed as port0, port1 etc..
Please let me know if there is any solution for this?

Thanks,
Vaidhya.
 

anant

Member level 2
Joined
Sep 20, 2004
Messages
49
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
283
in constructor define signal_name("signal_name"); then it will display signal_name in waveform window.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top