Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How do I inform NCVHDL to "Ignore this missing file and

Status
Not open for further replies.
K

kelvin_sg

Advanced Member level 4
Joined
Aug 17, 2004
Messages
102
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,298
Location
Singapore
Activity points
852
on"?

because while I am simulating part of a large designs some data files
can be ignored.. However there are statements which can not be get
pass by the simulator. I can set en_read to be negative..

In Verilog ncsim give warnings and continue with the rest..
but I get File I/O error in ncvhdl..


Code: 
if rst = '0' then
  file_open(fp, string'())......
else 
  if (en_read) then
    read fp ...
end if
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top